View ERJ3EKF1003V_8330749.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

nn30332a page 1 of 42 product standards ? high-speed response dc-dc step down regulator circuit that employs hysteretic control system ? hi-side 20 m ? (typ), low-side 6 m ? (typ) mosfets for high efficiency at 10 a ? low power mode (discontinuous) for light load efficiency ? maximum output current : 10 a ? input voltage range : av in = 4.5 v to 24 v, pv in = 4.5 v to 24 v, v 5 = 4.5 v to 5.5 v ? output voltage range : 0.75 v to 3.6 v ? selectable switching frequency 430 khz / 630 khz ? built-in feed back resistors for 1.2 v / 1.05 v output voltage (also configurable using external resistors) ? adjustable soft start ? selectable low operating and standby quiescent current to achieve light load efficiency ? open drain power good indication for output over / under voltage ? built-in under voltage lockout (uvlo), thermal shut down (tsd), under voltage detection (uvd), over voltage detection (ovd), short circuit protection (scp) over current protection (ocp), ? 24 pin plastic quad flat non-leaded package heat slug down (qfn type) (size : 4 mm ? 4 mm ? 0.7 mm, 0.5 mm pitch) high current distributed power systems such as ?pcs ? hdds (hard disk drives) ? ssds (solid state drives) ? game consoles ? servers ? security cameras ? network tvs ? home appliances ? oa equipment etc. applications nn30332a is a synchronous dc-dc step down regulator (1-ch) comprising of a controller ic and two power mosfets and employs the hysteretic control system. by this system, when load current changes suddenly, it responds at high speed and minimizes the changes of output voltage. since it is possible to use capacitors with small capacitance and it is unnecessary to add external parts for system phase compens ation, this ic realizes downsizing of set and reducing in the number of external parts. output voltage is adjustable by user. maximum current is 10 a. condition : v in = 12 v, v out setting = 1.05 v, switching frequency = 430 khz, low power mode / normal mode, l o = 1 h, c o = 88 f (22 f x 4) #including v5 current vfb v5 en pgood bst lx pgnd agnd ss avin pvin v5 avin nn30332a pvin vout v out = 1.05 v 1 h 22 f 100 k? 22 f ? 4 0.1 f 27 k? 36 k? 3.3 nf 0.1 f 1 f 0.1 f 0.1 f 10 f v5 10 a synchronous dc-dc step down regulator with low quiescent power mode (v in = 4.5 v to 24 v, v out = 0.75 v to 3.6 v) http://www.semicon. panasonic.co.jp/en/ simplified application note : the application circuit is an example. the operation of the mass production set is not guarant eed. sufficient evaluation and verification is required in the design of the mass production set. the customer is fully responsible for the incorporation of the above illustrated application circui t in the design of the equipment. features description doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 2 of 42 product standards ordering information order number feature package output supply nn30332a-vb maximum output current : 10 a 24 pin hqfn emboss taping absolute maximum ratings parameter symbol rating unit notes supply voltage 1 v in 30 v *1 supply voltage 2 v 5 6v * 1 operating free-air temperature t opr ? 40 to + 85 ? c *2 operating junction temperature t j ? 40 to + 150 ? c *2 storage temperature t stg ? 55 to + 150 ? c *2 input voltage range v lp , v fsel , v out , v fb ? 0.3 to (v 5 + 0.3) v *1 *3 v en ? 0.3 to 6.0 v *1 output voltage range v pgood ? 0.3 to (v 5 + 0.3) v *1 *3 v lx ? 0.3 to (v in + 0.3) v *1 *4 esd hbm 2 kv ? notes : this product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. this rating is the maximum rating and device operating at this range is not guaranteed as it is higher than our stated recommended operating range. when subjected under the absolute maximum ra ting for a long time, the reliabilit y of the product may be affected. v in is voltage for avin, pvin. v in = av in = pv in . do not apply external currents and voltages to any pin not specifically mentioned. *1 : the values under the condition not exceeding the above absolute maximum ratings and the power dissipation. *2 : except for the power dissi pation, operating ambient temper ature, and storage temperature, all ratings are for t a = 25 ? c. *3 :(v 5 + 0.3) v must not exceed 6 v. *4 : (v in + 0.3) v must not exceed 30 v. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 3 of 42 product standards power dissipation rating notes : for the actual usage, please follow the power supply voltage, load and ambient temperature conditions to ensure that th ere is enough margin and the thermal design does not exceed the allowable value. *1:glass epoxy substrate (4 layers) [50 ? 50 ? 0.8 t (mm)] *2:glass epoxy substrate (4 layers) [50 ? 50 ? 1.57 t (mm)] package ? j-a ? j-c pd (ta = 25 ? c) pd (ta = 85 ? c) notes 24 pin plastic quad flat non-leaded package heat slug down (qfn type) 50.4 ? c / w 4.5 ? c / w 2.480 w 1.290 w *1 33.3 ? c / w 3.6 ? c / w 3.754 w 1.858 w *2 caution although this ic has built -in esd protection circuit, it may still sustain permanent damage if not handled properly. therefore, proper esd precautions are recommended to avoid electrostatic damage to the mos gates. recommended operating conditions parameter symbol min typ max unit notes supply voltage range av in 4.5 12.0 24.0 v ? pv in 4.5 12.0 24.0 v ? v 5 4.5 5.0 5.5 v ? input voltage range v lp ?0.3 ? v 5 + 0.3 v *1 v fsel ?0.3 ? v 5 + 0.3 v *1 v en ? 0.3 ? 5.0 v ? output voltage range v pgood ?0.3 ? v 5 + 0.3 v *1 v lx ?0.3 ? v in + 0.3 v *2 notes : voltage values, unless otherwise specified, are with respect to gnd. gnd is voltage for agnd, pgnd. agnd = pgnd v in is voltage for avin, pvin. v in = av in = pv in . do not apply external currents or voltages to any pin not specifically mentioned. *1 : (v 5 + 0.3) v must not exceed 6 v. *2 : (v in + 0.3) v must not exceed 30 v. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 4 of 42 product standards parameter symbol condition limits unit note min typ max current consumption consumption current at active (normal mode) i vddactn v en = 5 v, i out = 0 a r fb1 = 27 k ? r fb2 = 36 k ? v lp = 1 v , v fb = 0.62 v ? 450 900 a ? consumption current at active (low power mode) i vddactl v en = 5 v, i out = 0 a r fb1 = 27 k ? r fb2 = 36 k ? v lp = 0 v, v fb = 0.62 v ? 80 130 a ? v5 consumption current at standby i v5stb v 5 = 5 v, v en = 0 v ? 2 4 a ? avin/pvin consumption current at standby i vinstb av in = pv in = 7.4 v v en = 0 v ?1 2a? logic pin characteristics en pin low-level input voltage v enl ???0 . 3v? en pin high-level input voltage v enh ? 1.5 ? 5.0 v ? en pin leakage current i leaken v en = 5 v ? 3 7 a ? lp pin low-level input voltage v lpl ???0 . 4 9v? lp pin high-level input voltage v lph ? 0.72 ? v 5 v? lp pin leakage current i leaklp v lp = 1 v ? 2 4 a ? fsel pin low-level input voltage v fsell ???0 . 3v? fsel pin high-level input voltage v fselh ? v 5 ? 0.7 ?v 5 v? fsel pin leakage current i leakfs v fsel = 5 v ? 5 10 a ? elecrtrical characteristics c o = 22 f ? 4, l o = 1 h, v out setting = 1.05 v, v in = av in = pv in = 12 v, v 5 = 5 v, switching frequency = 430 khz, v lp = 1 v (normal mode), t a = 25 ? c ? 2 ? c unless otherwise noted. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 5 of 42 product standards parameter symbol condition limits unit note min typ max vfb characteristics vfb comparator threshold v fbth ? 0.594 0.600 0.606 v ? vfb pin leakage current 1 i leakfb1 v fb = 0 v ? 1 ? 1 a ? vfb pin leakage current 2 i leakfb2 v fb = 6 v ? 1 ? 1 a ? under voltage lock out uvlo shutdown voltage v uvlode v 5 = 5 v to 0 v 4.15 4.20 4.25 v ? uvlo wakeup voltage v uvlore v 5 = 0 v to 5 v 4.35 4.40 4.45 v ? uvlo hysteresis ? v uvlo ? 150 200 250 mv ? pgood pgood threshold 1 (vfb ratio for uvd detect) v pguv pgood : high to low 77 85 93 % ? pgood hysteresis 1 (vfb ratio for uvd release) ? v pguv pgood : low to high 3.5 5.0 6.5 % ? pgood threshold 2 (vfb ratio for ovd detect) v pgov pgood : high to low 107 115 123 % ? pgood hysteresis 2 (vfb ratio for ovd release) ? v pgov pgood : low to high 3.5 5.0 6.5 % ? pgood start up delay time (after reached v fb = 0.6 v) v pdt ? 0.4 1.0 1.6 ms ? pgood on resistance r pg ? ? 10 15 ? ? elecrtrical characteristics (continued) c o = 22 f ? 4, l o = 1 h, v out setting = 1.05 v, v in = av in = pv in = 12 v, v 5 = 5 v, switching frequency = 430 khz, v lp = 1 v (normal mode), t a = 25 ? c ? 2 ? c unless otherwise noted. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 6 of 42 product standards parameter symbol condition limits unit note min typ max dc-dc characteristics output voltage 1 v o1 r fb1 = 27 k ? r fb2 = 36 k ? i out = 5 a 1.035 1.050 1.065 v ? output voltage 2 v o2 r fb1 = 30 k ? r fb2 = 30 k ? i out = 5 a 1.182 1.200 1.218 v ? output voltage 3 v o1 v fb = float, before v en = 0 v to 1.5 v i out = 5 a 1.035 1.050 1.065 v ? output voltage 4 v o2 v fb = v 5 , before v en = 0 v to 1.5 v i out = 5 a 1.182 1.200 1.218 v ? line regulation 1 v lin1 pv in = 6 v to 24 v i out = 150 ma, v lp = 0 v ? 0.25 0.75 %/v ? line regulation 2 v lin2 pv in = 6 v to 24 v i out = 0.5 a ? 0.25 0.75 %/v ? load regulation 1 v loa1 i out = 10 ma to 150 ma v lp = 0v ?1.5?%*1 load regulation 2 v loa2 i out = 10 ma to 10 a ? 2.0 ? % *1 output ripple voltage 1 v rl1 i out = 10 ma v lp = 0 v or 1 v ?40? mv [p-p] *1 output ripple voltage 2 v rl2 i out = 4 a ? 15 ? mv [p-p] *1 load transient response 1 ? v tr1 i out = 100 ma to 4 a ? t = 0.5 a / s ?20?mv*1 load transient response 2 ? v tr2 i out = 4 a to 100 ma ? t = 0.5 a / s ?20?mv*1 high side power mosfet on resistance r onh v gs = 5.0 v ? 20 40 m ? ? low side power mosfet on resistance r onl v gs = 5.0 v ? 6 10 m ? ? min input and output voltage difference v diff v diff =v in ?v out ?2.5?v*1 elecrtrical characteristics (continued) c o = 22 f ? 4, l o = 1 h, v out setting = 1.05 v, v in = av in = pv in = 12 v, v 5 = 5 v, switching frequency = 430 khz, v lp = 1 v (normal mode), t a = 25 ? c ? 2 ? c unless otherwise noted. note : *1 : typical design value doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 7 of 42 product standards parameter symbol condition limits unit note min typ max protection dc-dc over current protection limit i lmt ??1 2?a * 1 dc-dc short circuit protection threshold i short v fb = 0.6 v to 0.0 v 50 60 70 % ? thermal shut down (tsd) threshold t tsdth ? ? 130 ? ? c *1 thermal shut down (tsd) hysteresis t tsdhys ??3 0? ? c *1 soft-start timing ss charge current i sschg v ss = 0.3 v 1 2 4 a ? ss discharge resistance (shut-down) r ssdis v en = 0 v ? 5 10 k ? ? switching frequency dc-dc switching frequency 1 dd fsw1 i out = 3 a, v fsel = 0 v ? 430 ? khz *1 dc-dc switching frequency 2 dd fsw2 i out = 3 a, v fsel = v 5 ? 630 ? khz *1 elecrtrical characteristics (continued) c o = 22 f ? 4, l o = 1 h, v out setting = 1.05 v, v in = av in = pv in = 12 v, v 5 = 5 v, switching frequency = 430 khz, v lp = 1 v (normal mode), t a = 25 ? c ? 2 ? c unless otherwise noted. note : *1 : typical design value doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 8 of 42 product standards pin configuration top view pin no. pin name type description 1 lx output power mosfet output pin an inductor is connected and switching operation is carried out between v in and gnd. due to high current and large amplitude at this terminal, the parasitic inductance and impedance of the routing path can cause an increase in noise and a degradation in the efficiency. routing path should be kept as short as possible. 2 3 4 5 6 7 pgnd ground ground pin for power mosfet 8 9 10 lp input low power mode / normal mode selection pin low power mode is set at low level input, normal mode is set at high level input. 11 agnd ground ground pin 20 12 avin input power supply voltage sense pin recommended rise time ( time to reach 90 % of set value ) setting is greater than or equal to 10 s and less than or equal to 1 s. 13 fsel input frequency selection pin this is set to 430 khz at low level input, 630 khz at high level input 14 en input on / off control pin dc-dc is stopped at low level input, and it is started at high level input. 15 v5 power supply 5 v input pin (power supply for internal control circuit) pin functions lx lp agnd pgnd avin fsel en v5 vfb vout ss pgood agnd bst pvin 16 7 10 12 13 18 19 20 24 26 pvin 25 agnd 27 lx 21 22 23 17 16 15 14 11 8 9 5432 note : detailed pin descriptions are provided in the operation and application information section. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 9 of 42 product standards pin no. pin name type description 16 vfb input comparator negative input pin and 1.05 v / 1.2 v output voltage selection pin vfb terminal voltage is regulated to ref output (internal reference voltage). since vfb is a high impedance terminal, it should not be routed near other noisy path (lx, bst, etc.) or an inductor routing path should be kept as short as possible. 17 vout input output voltage sense pin switching frequency is controlled by monitoring output voltage. 18 ss output soft start capacitor connect pin the output voltage at a start up is smoothly controlled by adjusting soft start time. please connect capacitor between ss and gnd. 19 pgood output power good open drain pin a pull up resistor between pgood and v5 terminal is necessary. output is low during over or under voltage detection conditions. 21 bst output high side power mosfet gate driver pin bootstrap operation is carried out in or der to drive the gate voltage of high side power mosfet. please connect a capacitor between bst and lx. routing path should be kept as short as possible to minimize noise. 22 pvin power supply power supply pin for power mosfet recommended rise time ( time to reach 90 % of set value ) setting is greater than or equal to 10 s and less than or equal to 1 s. 23 24 25 agnd ground ground pin for heat radiation 26 pvin power supply power supply pin for heat radiation 27 lx output power mosfet output pin for heat radiation pin functions (continued) note : detailed pin descriptions are provided in the operation and applicat ion information section. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 10 of 42 product standards functional block diagram note : this block diagram is for explaining functions. part of the block diagram may be omitted, or it may be simplified. control logic soft-start avin 0.6 v vref hgate uvlo scp ocp tsd ref on cmp toff timer + comp ton timer + comp low power / normal 0.6 v + 15 % 0.6 v ? 15 % aux timer coast fault soft-start ss en hpd hgo lpd lgo lgate v5 vout vfb fsel lp v5 agnd ss avin pgood bst lx pgnd pvin bgr vref internal circuit 1.2 v / 1.05 v divider/selector ton / toff timer 18 12 19 21 22,23,24,26 1,2,3, 4,5,6, 27 7,8,9 11,20,25 10 16 13 17 15 14 doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 11 of 42 product standards operation 1. protection (1) over current protection (ocp) and short circuit protection (scp) 1) the over current protection is activated at about 12 a (typ). this device uses pulse ? by ? pulse valley current protection method. when the low side power mosfet is turned on, the voltage across the drain and source is monitored which is proportional to the inductor current. the high side power mosfet is only allowed to turn on when the current flowing in the low side power mosfet falls below the ocp level. hence, during the ocp, the output voltage continues to drop at the specified current. ocp is a non ? latch type protection. 2) the short circuit protection function is implemented when the output voltage decreases and the vfb pin reaches to 60 % of the set voltage (0.6 v). if the vfb voltage stays below 70 % of the set voltage over 250 s after scp triggers, both high side and low side power mosfet will be latched off and the output will be discharged by internal mosfet. power reset or en pin reset is necessary to activate the device again. figure : ocp and scp operation output current [a] (ground short protection detection 60% of vout ) over current protection ( typ : 12 a ) output voltage [v] 1) 2) 10.5 a to 14 a (2) over voltage detection (ovd) if the vfb pin voltage exceeds 115 % of the set voltage (0.6 v) and lasts more than 10 ns, over voltage detection will be tr iggered and pgood pin will be pulled down. furthermore, in an over voltage condition, high side power mosfet is turned off to stop pwm operation, and low side power mosfet is turned on and held on until the inductor current starts to flow back to the device. if the vfb pin voltage drops below 110 % of the set voltage within 2.2 ms after over voltage detection triggers, pgood pin will be pulled up again and pwm operation will resume. otherwise, both high side and low side mo sfet will be latched off and the output will be discharged by internal mosfet. power reset or en pin reset is necessary to activate the device again. figure : ovd operation 115 % 110 % 90 % 85 % 0.6 v vfb pgood 1 ms note: pgood pin is pulled up to v5 pin 0.6 v < 2.2 ms (3) output discharging function when en is low, the output is discharged by an internal mosfet that is connected to vout pin. when en is high, if the controller is turned off by under voltage lock out, or the controller is latched off by over voltage detection or short circuit protection, the output is discharged by the above said internal mosfet. the on resistance of the internal mosfet is 50 ? . > 2.2 ms doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 12 of 42 product standards 1. protection (continued) (4) under voltage detection (uvd) during the operation, if the output voltage drops and vfb pin voltage reaches 85 % of the set voltage (0.6 v), the mosfet, the drain of which is connected to pgood pin, will turn on and pull the voltage of pgood to be low. if the output voltage continues to drop and vfb pin voltage reaches 60 % of the set voltage (0.6 v), short circuit protection (scp) will be triggered. if the output voltage returns to 90 % of the set voltage (0.6 v) before triggering short circuit protection, the mosfet that is connected to pgood pin will turn off after 1 ms and pgood voltage will become logic high. (5) thermal shut down (tsd) when the ic internal temperature becomes more than about 130 ? c, tsd operates and dc-dc turns off. figure : uvd operation 90 % 85 % 0.6 v vfb pgood 1 ms 60 % note: pgood pin is pulled up to v5 pin (2) switching frequency setting the ic can operate at two different frequency : 430 khz and 630 khz. the switching frequency can be set by fsel pin as follows. 2. pin setting (1) operating lp setting the ic can operate at two different modes : low power mode and normal mode. in low power mode, the ic is working under low current consumption to achieve light load efficiency (i out < 150 ma). in normal mode, the ic is working at high current ability up to 10 a. the operating mode can be set by lp pin as follows. lp pin mode low low power mode high normal mode fsel pin frequency [khz] low 430 high 630 operation (continued) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 13 of 42 product standards 3. output voltage setting the output voltage can be set by external resistance of vfb pin, and its calculation is as follows. below resistors are recommended for following popular output voltage. operation (continued) v out = (1 + ) ? 0.6 r fb1 r fb2 v out r fb1 v fb (0.6 v) r fb2 v out [v] r fb1 [? ]r fb2 [? ] 3.3 54 k 12 k 1.8 36 k 18 k 1.35 30 k 24 k 1.2 30 k 30 k 1.05 27 k 36 k vfb comparator threshold is adjusted to ? 1 %, but the actual output voltage accuracy becomes more than ? 1 % due to the influence from the circuits other than vfb comparator. in the case of v out setting = 1.05 v, the actual output voltage accuracy becomes ? 1.5 %. (v in = 12 v, i out = 4 a, switching frequency = 430 khz) 4. soft start setting soft start function maintains the smooth control of the output voltage during start up by adjusting soft start time. when the en pin becomes high, the current (2 a) begin to charge toward the external capacitor (c ss ) of ss pin, and the voltage of ss pin increases straightly. because the voltage of vfb pin is controlled by the voltage of ss pin during start up, the voltage of vfb increase straightly to the regulation voltage (0.6 v) together with the voltage of ss pin and keep the regulation voltage after that. on the other hand, the voltage of ss pin increase to about 2.8 v and keep the voltage. the calculation of soft start time is as follows. c ss : external capacitor value of ss pin soft start setting [s] = ? c ss 0.6 2 en ss vout vfb 0.6 v soft start time [s] figure : soft start operation uvlo vreg 4.4 v doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 14 of 42 product standards 5. built-in feed back resistors for 1.05 v / 1.2 v nn30332a has built-in feedback resistors for 1.05 v and 1.2 v output voltage. at the timing of en pin going from low to high, depending on the state of vfb pin, the output voltage can be set as follows : v fb [v] v out [v] v 5 1.2 v float 1.05 v resistor divider adjustable between 0.75 v to 3.6 v en vout vfb figure : timing chart of output voltage setting uvlo v5 4.4 v 0.6v v 5 1.2v 1.05v 0.75v to 3.6v using external resistors float operation (continued) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 15 of 42 product standards 6. inductor and output capacitor setting given the desired input and output voltages, the inductor value and operating frequency determine the ripple current. 2 il iox ? ? ?? floei eoeieo il ?? ?? ?? highest efficiency operation is obtained at low frequency with small ripple current. however, achieving this requires a large inductor. there is a trade off among component size, efficiency and operating frequency. a reasonable starting point is to choose a ripple current that is about 40 % of i o (max). the largest ripple current occurs at the highest ei. to guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to: ? ? ei_max ei @ 2 ? ?? ? ? ? fioxei eoeieo lo and its maximum current rating is ei_max ei @ 2 io_max _max ? ? ?? il il the selection of c o is primarily determined by the esr (r c ) required to minimize voltage ripple and load transients. the output ripple v rpl is approximately bounded by: ?? 2 2 2 82 82 fcoloei eoeieo lo rcco ei fco il lo rcco eivobvopvrpl ??? ?? ? ? ?? ? ? ? ? ???? from the above equation, to achieve desired output ripple, low esr ceramic capacitors are recommended, and its required rms current rating is: ei_max ei @ 32 (rms)_max ? ? ? il ic il i o i c 0 0 e o ? il / 2 ton t = 1 / f v o v rpl ? il / 2 q2 q1 v o (e o ) l o c o il ei i o i c r c operation (continued) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 16 of 42 product standards typical characteristics curves 1. output ripple voltage condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, normal mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 0 a i out = 1 a i out = 3 a i out = 10 a time (20ms/div) time (2us/div) time (2us/div) time (2us/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 17 of 42 product standards typical characteristics curves (continued) 1. output ripple voltage (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, low power mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 0 a i out = 10 ma i out = 50 ma i out = 150 ma time (20ms/div) time (200us/div) time (50us/div) time (10us/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) lx (5v/div) v out (50mv/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 18 of 42 product standards typical characteristics curves (continued) 1. output ripple voltage (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, normal mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 0 a i out = 1 a i out = 3 a i out = 10 a time (20ms/div) time (1us/div) time (1us/div) time (1us/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 19 of 42 product standards typical characteristics curves (continued) 1. output ripple voltage (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, low power mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 0 a i out = 10 ma i out = 50 ma i out = 150 ma time (20ms/div) time (100us/div) time (20us/div) time (5us/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) lx (5v/div) v out (20mv/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 20 of 42 product standards 2. load transient response condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, normal mode, l o = 1 h, c o = 88 f (22 f x 4) typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, low power mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 10 ma to 10 a (0.5a / s) i out = 10 ma to 10 a (0.15a / s) i out (5a/div) pgood (10v/div) pgood (10v/div) v out (50mv/div) 50mv i out (5a/div) v out (50mv/div) time (500us/div) time (500us/div) 50mv i out = 10 ma to 150ma (0.5a / s) i out = 10 ma to 150ma (0.15a / s) i out (0.1a/div) pgood (10v/div) v out (50mv/div) i out (0.1a/div) pgood (10v/div) v out (50mv/div) time (500us/div) time (500us/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 21 of 42 product standards 2. load transient response (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, normal mode, l o = 1 h, c o = 88 f (22 f x 4) typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, low power mode, l o = 1 h, c o = 88 f (22 f x 4) i out = 10 ma to 10 a (0.5a / s) i out = 10 ma to 10 a (0.15a / s) i out (5a/div) pgood (10v/div) pgood (10v/div) v out (50mv/div) i out (5a/div) v out (50mv/div) time (500us/div) time (500us/div) i out = 10 ma to 150ma (0.5a / s) i out = 10 ma to 150ma (0.15a / s) i out (0.1a/div) pgood (10v/div) v out (50mv/div) i out (0.1a/div) pgood (10v/div) v out (50mv/div) time (500s/div) time (500s/div) 40mv 40mv doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 22 of 42 product standards typical characteristics curves (continued) 3. efficiency condition : v in = 7.4 v / 12 v / 19 v, v 5 = 5 v, switching frequency = 430 khz, normal mode, c o = 88 f (22 f x 4) #including v5 current v out = 1.05 v, lo = 1 h v out = 1.2 v, lo = 1 h v out = 1.8 v, lo = 1 h v out = 3.3 v, lo = 3.3 h doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 23 of 42 product standards typical characteristics curves (continued) 3. efficiency (continued) condition : v in = 7.4 v / 12 v / 19 v, v 5 = 5 v, switching frequency = 430 khz, low power mode, c o = 88 f (22 f x 4) #including v5 current v out = 1.05 v, lo = 1 h v out = 1.2 v, lo = 1 h v out = 1.8 v, lo = 1 h v out = 3.3 v, lo = 3.3 h doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 24 of 42 product standards typical characteristics curves (continued) 3. efficiency (continued) condition : v in = 7.4 v / 12 v / 19 v, v 5 = 5 v, switching frequency = 630 khz, normal mode, c o = 88 f (22 f x 4) #including v5 current v out = 1.05 v, lo = 1 h v out = 1.2 v, lo = 1 h v out = 1.8 v, lo = 1 h v out = 3.3 v, lo = 3.3 h doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 25 of 42 product standards typical characteristics curves (continued) 3. efficiency (continued) condition : v in = 7.4 v / 12 v / 19 v, v 5 = 5 v, switching frequency = 630 khz, low power mode, c o = 88 f (22 f x 4) #including v5 current v out = 1.05 v, lo = 1 h v out = 1.2 v, lo = 1 h v out = 1.8 v, lo = 1 h v out = 3.3 v, lo = 3.3 h doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 26 of 42 product standards typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, low power mode, l o = 1 h, c o = 88 f (22 f x 4) frequency = 430 khz frequency = 630 khz frequency = 430 khz frequency = 630 khz 4. load regulation condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, normal mode, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 27 of 42 product standards typical characteristics curves (continued) condition : v 5 = 5 v, v out setting = 1.05 v, low power mode, i out = 150 ma, l o = 1 h, c o = 88 f (22 f x 4) frequency = 430 khz frequency = 630 khz frequency = 430 khz frequency = 630 khz 5. line regulation condition : v 5 = 5 v, v out setting = 1.05 v, normal mode, i out = 5 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 28 of 42 product standards typical characteristics curves (continued) 6. start / shut down condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) time (10ms/div) time (10ms/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) time (10ms/div) time (10ms/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 29 of 42 product standards typical characteristics curves (continued) 6. start / shut down (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) time (10ms/div) time (10ms/div) v out (0.5v/div) en (2v/div) ss (2v/div) en (2v/div) ss (2v/div) time (10ms/div) time (10ms/div) v out (0.5v/div) v out (0.5v/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 30 of 42 product standards en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) time (10ms/div) time (10ms/div) time (10ms/div) time (10ms/div) typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v (built-in feed back resistors), switching frequency = 430 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) 6. start / shut down (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v (built-in feed back resistors), switching frequency = 430 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 31 of 42 product standards en (2v/div) ss (2v/div) en (2v/div) ss (2v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) time (10ms/div) time (10ms/div) time (10ms/div) time (10ms/div) v out (0.5v/div) v out (0.5v/div) v out (0.5v/div) typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v (built-in feed back resistors), switching frequency = 630 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) 6. start / shut down (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v (built-in feed back resistors), switching frequency = 630 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 32 of 42 product standards en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) v out (0.5v/div) time (10ms/div) time (10ms/div) time (10ms/div) time (10ms/div) typical characteristics curves (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.2 v (built-in feed back resistors), switching frequency = 430 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) 6. start / shut down (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.2 v (built-in feed back resistors), switching frequency = 430 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 33 of 42 product standards en (2v/div) ss (2v/div) en (2v/div) ss (2v/div) en (2v/div) ss (2v/div) v out (0.5v/div) en (2v/div) ss (2v/div) time (10ms/div) time (10ms/div) time (10ms/div) time (10ms/div) v out (0.5v/div) v out (0.5v/div) v out (0.5v/div) typical characteristics curves (continued) 6. start / shut down (continued) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.2 v (built-in feed back resistors), switching frequency = 630 khz, normal mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.2 v (built-in feed back resistors), switching frequency = 630 khz, low power mode, i out = 0 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 34 of 42 product standards typical characteristics curves (continued) 7. short circuit protection condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, l o = 1 h, c o = 88 f (22 f x 4) condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 630 khz, l o = 1 h, c o = 88 f (22 f x 4) normal mode low power mode lx (10v/div) ss (2v/div) i out (10a/div) time (1ms/div) v out (2v/div) lx (10v/div) ss (2v/div) i out (1a/div) time (500us/div) v out (2v/div) normal mode low power mode lx (10v/div) ss (2v/div) i out (10a/div) time (1ms/div) v out (2v/div) lx (10v/div) ss (2v/div) i out (1a/div) time (500us/div) v out (2v/div) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 35 of 42 product standards typical characteristics curves (continued) 8. switching frequency condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, i out = 10 ma to 10 a, l o = 1 h, c o = 88 f (22 f x 4) condition : v 5 = 5 v, v out setting = 1.05 v, i out = 10 a, v in = 4.5 v to 24 v, l o = 1 h, c o = 88 f (22 f x 4) frequency = 430 khz frequency = 630 khz frequency = 430 khz frequency = 630 khz lx average frequency (mhz) skip mode (freq=430khz) 0.00 0.10 0.20 0.30 0.40 0.50 0.60 4 6 8 10 12 14 16 18 20 22 24 vin(v) lx average frequency (mhz) lx average frequency (mhz) skip mode (freq=630khz) 0.30 0.40 0.50 0.60 0.70 0.80 0.90 4 6 8 1012141618202224 vin(v) lx average freqency (mhz) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 36 of 42 product standards typical characteristics curves (continued) 9. thermal performance condition : v in = 12 v, v 5 = 5 v, v out setting = 1.05 v, switching frequency = 430 khz, normal mode, i out = 10 a, l o = 1 h, c o = 88 f (22 f x 4) doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 37 of 42 product standards applications information figure : application circuit 789 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 123456 fsel l-lx r-fb3 r-fb2 c-dcdcout1 c-dcdcout2 r-fb4 r-fb1 lx bst lp agnd avin en v5 vfb vout ss pgood agnd pvin c-pvin5 c-pvin6 c-avin1 c-avin2 c-bst dcdcout r-pg pvin c-ss ss c-v5 v out figure : top layer with silk screen (top view) with evaluation board figure : bottom layer with silk screen (bottom view) with evaluation board notes) this application circuit and layout is an example. th e operation of mass production set is not guaranteed. you should perfo rm enough evaluation and verification on the design of mass production se t. you are fully responsible for the incorporation of the above application circuit and information in the design of your equipment. figure : layout pgnd v out c-dcdcout1 c-dcdcout2 l-lx c-avin1 c-avin2 c-pvin2 r-fb r-fb vfb lx pvin avin vout c-bst ss c-v5 c-v52 c-dcdcout3 c-dcdcout4 v5 c-pvin1 c-pvin3 1. evaluation board information condition : v out setting = 1.05 v, switching frequency = 430 khz, low power mode doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 38 of 42 product standards applications information (continued) 2. layout recommendations board layout considerations are necessary for stable operation of the dc-dc regulator. the following precautions must be used when designing the board layout. (a) the input capacitor c in must be placed in such a way that the distance between pvin and pgnd is minimum, in order to suppress the switching noise. stray inductance and impedance should be reduced as indicated by loop (1) in the figure below. (b) a single point ground connection (2) must be used to connect pgnd and agnd to improve operation stability. (c) output current line i out and the output sense line vout must have small common impedance to reduce output load variations. output sense line vout must be close to the output condenser c o as indicated by (3) below. (d) power loss and output ripple voltage can be reduced by placing the inductor l o and output capacitor c o such that the stray inductance and the impedance of loop (4) is minimum. this is realized by : i) minimizing distance between inductor l o and lx pin. ii) reducing distance between output capacitor c o and (2) / (3) (e) thick lines in the application circuit example represent lines with large current flow. these lines should be designed as thick as possible. (f) vfb / ss / v5 lines should be placed far away from lx line, bst line and inductor l o to reduce the effects of switching noise. these lines should be designed as short as possible. this is especially true for the vfb line, which is a high impedance line. (g) r fb1 / r fb2 should also be placed as far away as possible from lx line, bst line and inductor l o to minimize the effects of switching noise. r fb1 / r fb2 should be placed close to the vfb pin. (h) lx / bst lines are noisy lines. they should be designed as short as possible. note : the application circuit diagram and layout diagram explained in this section, should be used as reference examples. the operat ion of the mass production set is not guaranteed. sufficient evaluation and verification is required in the design of the mass production set. the customer is fully responsible for the incorporation of the above illustrated applic ation circuit and the information attached with it, in the design of the equipment. vfb v5 bst lx pgnd agnd ss avin pvin vout i out c o c in r fb1 r fb2 (1) (4) (3) (2) l o figure : application circuit diagram doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 39 of 42 product standards applications information (continued) reference designator qty value manufacturer part number note c-avin1 1 0.1 f murata grm188r72a104ka35l ? c-avin2 1 1 f murata grm21br71h105ka12l ? c-bst 1 0.1 f murata grm188r72a104ka35l ? c-dcdcout1 c-dcdcout2 c-dcdcout3 c-dcdcout4 4 22 f murata grm31cr70j226ke19l ? c-pvin1 1 0.1 f murata grm188r72a104ka35l ? c-pvin2, 3 2 10 f taiyo yuden umk325ab7106mm-t ? c-ss 1 3.3 nf murata grm188r72a332ka01l ? c-v5 1 0.1 f murata grm188r72a104ka35l ? c-v52 1 4.7 f murata grm21br71a475ka73 ? l-lx 1 1 h alps green device glmc1r003a ? r-fb1 1 0 ? panasonic erj3gey0r00v ? r-fb2 1 27 k ? panasonic erj3ekf2702v ? r-rb3 1 36 k ? panasonic erj3ekf3602v ? r-fb4 1 0 ? panasonic erj3gey0r00v ? r-pg 1 100 k ? panasonic ERJ3EKF1003V ? 3. recommended component doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 40 of 42 product standards applications information (continued) 4. special attention and precaution in using this ic is intended to be used for general electronic equipment. ensure that the ic is used within the recommended safe operating r egion illustrated by the reference graph below. do take note that thermal performance may varies with pcb design and pcb materials. you are encourage to use the graph only as a reference for your design and discuss further with our application engineer. it is to be understood that our company shall not be held responsible for any damage incurred as a result of application beyond the recommended safe operating region. pkg surface temp (ave) = 80 deg 6 8 10 12 14 16 18 20 22 24 7 7.5 8 8.5 9 9.5 10 10.5 11 11.5 12 12.5 iouta vinv vout=1.05vfsw=430khz vout=1.05vfsw=630khz vout=3.3vfsw=430khz vout=3.3vfsw=630khz pkg surface temp (ave) = 90 deg 6 8 10 12 14 16 18 20 22 24 7 7.5 8 8.5 9 9.5 10 10.5 11 11.5 12 12.5 iouta vinv vout=1.05vfsw=430khz vout=1.05vfsw=630khz vout=3.3vfsw=430khz vout=3.3vfsw=630khz doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 41 of 42 product standards body material : br / sb free epoxy resin lead material : cu alloy lead finish method : pd plating outline drawing package code : hqfn024-a3-0404dzf package information unit : mm doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
nn30332a page 42 of 42 product standards important notice 1. when using the ic for new models, verify the safety including the long-term reliability for each product. 2. when the application system is designed by using this ic, please confirm the notes in this book. please read the notes to descriptions and the usage notes in the book. 3. this ic is intended to be used for general electronic equipment. consult our sales staff in advance for information on the following applications: special applications in which exceptional quality and reliab ility are required, or if the failure or malfunction of this ic may directly j eopardize life or harm the human body. any applications other than t he standard applications intended. (1) space appliance (s uch as artificial satellite, and rocket) (2) traffic control equipment (such as for automotive, airplane, train, and ship) (3) medical equipment for life support (4) submarine transponder (5) control equipment for power plant (6) disaster prevention and security device (7) weapon (8) others : applications of which reliability equivalent to (1) to (7) is required our company shall not be held responsible for any damage incurred as a result of or in connection with the ic being used for any special application, unless our company agrees to the use of such special application. however, for the ic which we designate as products for automotive use, it is possible to be used for automotive. 4. this ic is neither designed nor intended for use in automotiv e applications or environments unless the ic is designated by ou r company to be used in automotive applications. our company shall not be held responsible for any damage incurred by customers or any third party as a result of or in connection with the ic being used in automotive application, unless our company agrees to such application in this book. 5. please use this ic in compliance with all applicable laws and regulations that regulate the in clusion or use of controlled substances, including without limitation, the eu rohs directive. our company shall not be held responsible for any damage incurred as a result of our ic being used by our customers, not complying with the applicable laws and regulations. 6. pay attention to the direction of t he ic. when mounting it in the wrong direction onto the pcb (printed-circuit-board), it might be damaged. 7. pay attention in the pcb (printed-circuit-board) pattern layo ut in order to prevent damage due to short circuit between pins. in addition, refer to the pin description for the pin configuration. 8. perform visual inspection on the pcb before applying power, otherwise damage might happen due to problems such as solder-bridge between the pins of the ic. also, perform full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the ic during transportation. 9. take notice in the use of this ic that it might be damaged when an abnormal state occurs such as output pin-vcc short (power supply fault), output pin-gnd short (ground fault), or output -to-output-pin short (load short). safety measures such as installation of fuses are recommended because the ext ent of the above-mentioned damage will depen d on the current capability of the power supply. 10. the protection circuit is for maintaining safety against abno rmal operation. therefore, the protection circuit should not w ork during normal operation. especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to vcc short (power supply fault), or output pin to gnd short (ground fault), the ic might be damaged before the thermal protection circuit could operate. 11. unless specified in the pr oduct specifications, make sure that negative voltage or excessiv e voltage are not applied to the pins because the ic might be damaged, which could happen due to negative voltage or excessive voltage generated during the on and off timing when the inductive load of a motor co il or actuator coils of optical pick-up is being driven. 12. product which has specified aso (area of safe operation) should be operated in aso 13. verify the risks which might be caused by the malfuncti ons of external components. 14. connect the metallic plates (fins) on the ba ck side of the ic with their respective potentials (agnd, pvin, lx). the thermal resistance and the electric al characteristics are guaranteed only when the metallic plates (fins) are connected with their respective potentials. doc no. ta4 -ea-06197 revision . 3 established : 2013-07-29 revised : 2014-02-18
request for your special attention and precautions in using the technical information and semiconductors described in this book (1) if any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed. (2) the technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. no license is granted in and to any intellectual property right or other right owned by panasonic corporation or any other company. therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book. (3) the products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. consult our sales staff in advance for information on the following applications: ? special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body. it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application. (4) the products and product specifications described in this book are subject to change without notice for modification and/or im- provement. at the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date product standards in advance to make sure that the latest specifications satisfy your requirements. (5) when designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. otherwise, we will not be liable for any defect which may arise later in your equipment. even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products. (6) comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (esd, eos, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. when using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages. (7) this book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company. 20100202

▲Up To Search▲

Price & Availability of ERJ3EKF1003V

	To Download ERJ3EKF1003V Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .